Regviz

Allwinner /D1H /UART[5] /DMA_REQ_EN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA_REQ_EN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/UART[5]/DMA_REQ_EN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (disable)rx_req_enable 0 (disable)tx_req_enable 0 (disable)timeout_enable

rx_req_enable=disable, tx_req_enable=disable, timeout_enable=disable

Description

UART DMA Request Enable Register

Fields

rx_req_enable

DMA RX REQ Enable

0 (disable): undefined

1 (enable): undefined
tx_req_enable

DMA TX REQ Enable

0 (disable): undefined

1 (enable): undefined
timeout_enable

DMA Timeout Enable

0 (disable): undefined

1 (enable): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data